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1. INTRODUCTION
Power consumption has become the most important question in a wide range of elec-
tronic systems. As demand towards an increasingly higher level of integration and
performance continues to grow, the semiconductor industry manufactures devices with
dimensions of few tens of nanometers. However, while the reduction of device dimen-
sions increases the computing density, that is, themaximally possible number of compu-
tations per unit area and time, it also increases leakage power much faster than active
power, assuming identical applications and implementations [Kyung and Yoo 2011].
Recently, power consumption has become limited by many constraints. First,
the world’s information-communications-technologies (ICT) ecosystem is nowadays
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consuming 10% of the world electricity generation [Mills 2013]. Second, while con-
sidering mobile market, the workload of cell phones increases while keeping a fixed
battery capacity. Third, with the transition towards more sustainable green computing,
the environmental impact has to be considered in order to reduce the CO2 emissions
generated by IT systems.
To reduce the impact of power while boosting the level of performance, technological
developments introduced many innovations during the past decade. At the advanced
technology nodes, fully depleted silicon-on-insulator (FDSOI) field effect transistors
(FETs) push the limits of planar transistor geometries and also introduce novel means
of leakage control through an additional biasing given by a back gate terminal [Beigne´
et al. 2013]. In addition, fin-based FETs (FinFETs) provide an alternative to planar de-
vices in order to build higher-performance low-power SoCs [Auth et al. 2012; Jan et al.
2012]. To push device performance even further, vertically stacked silicon nanowire
FETs (SiNWFETs) with gate-all-around control are considered the natural extension
of FinFETs [Bangsaruntip et al. 2009] and lower the leakage floor of the device. In addi-
tion to their good electrostatic control as compared to FinFETs, multiple-independent-
gate (MIG) SiNWFETs are also promising, thanks to their enhanced set of functionality
[De Marchi et al. 2012; Zhang et al. 2013] that translates to novel opportunities at
the circuit level, pushing forward the power reduction. Hence, emerging technologies
partially answer the problem of power-related issues and therefore require a holistic
approach. Energy-aware design is the design of a system to meet a given performance
constraint with the minimum energy consumption. Low-power design can be achieved
at every design level from device to architectural level.
In this survey article, we review different opportunities brought by emerging tech-
nologies’ low-power digital designs. Emerging devices bring a higher level of perfor-
mance for a reduced power impact, thanks to structural innovations and materials.
Furthermore, they also bring an enhanced set of functionality, such as embedded
threshold control or higher logic expressiveness. New functionalities lead to a novel
offer at the design level. In particular, we review techniques that exploit novel device
properties to create simple arithmetic logic gates and embedded power gating tech-
niques, thereby realizing datapath structures in a more power-efficient way. Finally, we
also consider low-power techniques at the architectural level, such as dynamic voltage
and frequency scaling, and we discuss their applications in light of novel technologies.
The remainder of the article is organized as follows. In Section 2, we give the neces-
sary background about power consumption in digital circuits. In Section 3, we survey
recent innovations introduced at the device level. In Section 4, we discuss the impact at
circuit level of emerging devices with enhanced functionalities. In Section 5, we review
some common architectural-level techniques for power reduction and we draw some
architectural perspectives. In Section 6, we conclude.
2. NECESSARY BACKGROUND
In this section we first generally discuss the nature of power consumption in digital
circuits. For a complete review on power expressions in electronic circuits, we refer the
interested reader to Kyung and Yoo [2011]. The power consumption of a chip can be
decomposed according to both active and standby phases. Active phase refers to that
period of timewhen the circuit is normally operating and produces ameaningful output.
The standby phase corresponds to the nonactive phase. During the active phase, we
identify two power contributions: the dynamic power (Pdyn) and the static power (Pstat):
P = Pdyn + Pstat.
The dynamic power is consumed only when a transistor is switching, that is, when
a gate is switching from 0 to 1 or from 1 to 0, and charges or discharges the load
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capacitance. Static power corresponds to the consumption of the transistor during the
remaining time.
2.1. Dynamic Power
Dynamic power can be divided in two components: switching power (PSW ) and short-
circuit power (PSC):
Pdyn = PSW + PSC .
The switching power corresponds to the amount of power delivered from the supply
voltage to charge and discharge the load capacitance when the transistors switch. It is
modeled by the following relation:
PSW = α. F. CL. V 2dd,
where CL is the load capacitance which models the gate capacitances of the fanout logic
gates, the wire capacitance and the intrinsic output capacitance of the gate itself; F is
the clock frequency; Vdd is the power supply; and α is the activity factor, that is, the
probability of the output making a pair of rising and falling transition during a single
clock cycle.
Short-circuit power is caused by the short-circuit current that flows during a transi-
tion, that is, when both the pull-up and pull-down networks of a gate are turned on for
a short transient period of time during switching. In practice, PSC is a small proportion
of the total dynamic power [Nose and Sakurai 2000]
PSC ≈ 10%. Pdyn
and will therefore be neglected in the following.
2.2. Static Power
The static power is a result of device leakage current which originates from various
phenomena [Roy et al. 2003], such as subthreshold conduction, gate direct tunneling
current, junction tunneling leakage, gate induced drain leakage (GIBL), hot carrier
injection current, or punchthrough current. However, since the introduction of high-κ
dielectrics that reduced the gate direct tunneling, the main contribution is the sub-
threshold leakage current. This leakage occurs when gate-to-source voltage of a tran-
sistor is below the threshold voltage, that is, when the transistor is supposed to be
turned off. It increases exponentially with decreasing threshold voltage and increas-
ing temperature [Kim et al. 2003]. We can therefore express static power using the
relation:
Pstat ∝ β. Vdd. e−
Vth
γ.VT ,
where β and γ are experimentally derived constants, Vdd the power supply, Vth the
threshold voltage, and VT the Boltzmann thermal voltage that depends linearly on the
temperature.
Note that, in the active phase of the circuit, the static power contribution has also a
transient contribution that corresponds to the charge of the internal gate capacitances.
Indeed, even if it does not involve any transistor switching, this transient period is
different than the one obtained during the standby phase where all parasitic charges
are stable.
2.3. Motivation
In the following, we consider principally the switching power as a main contributor
of dynamic power and the subthreshold leakage power for the static power in both
standby and active modes. To efficiently manage power, the objective is to reduce the
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Fig. 1. Electrostatic control improvements by structural innovations: (a) Bulk transistor; (b) FDSOI planar
transistor; (c) tri-gate 3D transistor; (d) vertically stacked nanowire transistor.
total switching power (CL) but also to dynamically control the circuit voltage supply
(Vdd), clock frequency (F), and threshold voltage (Vth). Therefore, we review the different
techniques employed to control these two power contributors from three complemen-
tary angles: devices, circuits, and architectures.
3. LOW-POWER HIGH-PERFORMANCES DEVICES: TOWARDS THIN DEVICES
In recent years, a large range of device innovations has been introduced to push perfor-
mance while carefully controlling the power budget. In particular, the semiconductor
industrymoved from basic planar bulk silicon field effect transistors (FETs) to advanced
structures such as fully depleted silicon-on-insulator FETs (FDSOI) and fin-based FETs
(FinFETs), as depicted in Figure 1, thereby improving the intrinsic device properties.
In this section, we review innovations brought by the device community to improve the
energy efficiency of the fundamental switches.
3.1.1. Fully Depleted Thin Planar Devices. In the era of classical scaling, transistor per-
formance primarily improved as a result of dimensional scaling up to the use of fully
depleted SOI, where the conducting silicon channel is reduced to a thin layer of intrin-
sic silicon. In the past decade, performance has progressed through the introduction of
transistor architecture innovations, including strained silicon [Ghani et al. 2003] and
high-κ metal-gate technologies [Mistry et al. 2007]. Keeping the pace towards more
device control, current innovations have now introduced electrostatic means of tuning
the device properties.
Ultra-Thin Body and Box (UTBB). FDSOI is an advanced planar technology [Liu
et al. 2010]. Figure 2 depicts a cross-section of a UTBB FDSOI device and highlights
the main technological features. UTBB FDSOI takes profit of typical advanced planar
techniques such as high-κ metal gate and reduced-resistance raised source and drain
access. The channel is intrinsic, that is, without global bulk doping or pocket implants.
Shallow trench isolation (STI) is used to electrically isolate the devices.
Avoiding doping steps makes the process simpler, cost efficient, and less prone to
variability than bulk. In standard fully depleted SOI technology, the silicon film (where
the active area of the transistor is located) is thinned down to approximately one-third
of the minimum gate length value [Mazure´ et al. 2010]. Such thin channel enables
a good electrostatic control with, for instance, a low drain induced barrier lowering
(DIBL) value [Khakifirooz et al. 2012] by cutting deep field lines originating from the
drain. In a 28nm UTBB FDSOI node, the silicon film thickness TSI is approximately
8–9nm [Liu et al. 2010].
The burried oxide (BOX) is thinned down to 25nm, leading to a good trade-off between
drain/source-to-substrate parasitic capacitance and body factor, that is, the influence
of the back plane on the device. Indeed, a thin BOX enables a back-plane effect. A
back plane, either n type or p type, is implemented underneath the BOX and allows, by
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Fig. 2. Cross-section of a UTBB-FDSOI transistor.
electrostatic control over the channel called back bias (BB), to improve the short channel
effect (SCE). Note that a hybrid FDSOI/bulk technology is feasible after removing the
BOX. The BOX creates a back interface which can be thought of as a back gate and
whose polarization value modifies the threshold voltage (Vth) of the transistors. The
body factor, representing the Vth sensitivity to the back-gate voltage, is equal to 85mV/V
for a 25nm BOX. The circuit-level innovations brought by UTBB FDSOI multi-Vth will
be detailed in the following section.
Froma variability perspective, FDSOI transistors have undoped channels. Therefore,
this removes the major source of variability in current deep-submicron technology,
that is, the random dopant fluctuation [Li et al. 2010], which positively impacts the
variability records. Note that the back plane is doped but has no impact on variability
since the back plane only plays a support role.
3.1.2. Nonplanar 3D Devices and Improved Channel Control. Subsequent to the reduction of
semiconducting film thickness, control of the channel using multigates, that is, gate
regions controlling different parts of the channel, was expected to lead to improved
performance at lower supply voltage and significantly reduced short channel effects
[Choi et al. 2001]. More precisely, controlling a fin-shaped channel on three sides
hence appears a reliable way to provide scaled devices with high-performance and
low-power capabilities [Auth et al. 2012; Jan et al. 2012]. The introduction of the tri-
gate device marked the end of the planar device era. A typical tri-gate FinFET device
structure is depicted in Figure 3. The conducting channel is formed by a thin silicon
“fin” connected to larger source/drain regions acting as supporting pillars. The gate is
wrapped over the channel and controls the three-side of the fin. In addition to the effects
of standard device engineering, such as strained silicon and high-κ metal gate, the
improved gate control of the tri-gate structure can be seen in the steep subthreshold,
typically around ∼70mV/dec, the very low drain induced barrier lowering (DIBL),
around 50mV/V obtained for minimum gate length devices and the reduced leakage
floor to 10pA μm [Jan et al. 2012]. For p-type devices, nonpure silicon source/drain
materials such as SiGe are used to induce compressive stress in the channel and to get
similar properties as n-type devices [Auth et al. 2012].
Keeping the pace towards reduction of transistor dimensionality, nanowires (NWs)
are expected to further push the scalability of electronic devices. Indeed, silicon
nanowires (SiNWs) are considered a very promising nanodevice technology for low-
power systems because of their ultimate mono-dimensional semiconductor properties
combined with the vast experience and investment in Si technologies. Fabrication
technologies for SiNW have been the object of recent investigation through bottom-up
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Fig. 3. Tri-gate fin-based transistor conceptual sketch.
Fig. 4. Vertically stacked nanowires transistor conceptual sketch.
[Xiang et al. 2006; Yu and Lieber 2010; Heinzig et al. 2011; Yan et al. 2011] and
top-down [Dupre´ et al. 2008; Bera et al. 2006] approaches.
Top-down, that is, lithography-based, SiNW technologies are credible for very large-
scale integration (VLSI) circuits because of their accurate control of device size and
geometry [Bangsaruntip et al. 2009; Fang et al. 2007] as well as of the proven capa-
bility of Si technology to scale up to billions of devices per chip. Figure 6 depicts a
vertically stacked nanowire structure. In this structure, the channel is formed by a
collection of nanowires that provide a high on-current and steep subthreshold slope
(around 64mV/dec [De Marchi et al. 2012; Ernst 2013]) with very low leakage proper-
ties. The control gate is realized in a gate-all-around (GAA) fashion and ensures perfect
electrostatic control over the channels.
Vertically stacked GAA SiNWs exploit the vertical dimension in a way reminiscent of
tri-gate transistors [Auth et al. 2012] and represent a natural evolution of these struc-
tures (Figure 4). They provide better geometry for electrostatic control over the chan-
nel and, consequently, superior scalability properties [Dupre´ et al. 2008; Bangsaruntip
et al. 2009].
The pace towards improved electrostatic properties enables the introduction of novel
conduction phenomena that can help further push the performance of the doped source
drain transistors beyond the usual limits. Indeed, there recently have been many
efforts initiated to study tunnel FETs (TFETs). The tunnel FET has been identified as
a promising candidate for low-power electronics as it can overcome theMOS limitations
coming from the non-scalability of the inverse subthreshold slope (SS) [Chang et al.
2010].
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Fig. 5. Vertically stacked nanowire-based tunnel FET conceptual sketch.
Fig. 6. Three-independent-gate vertically stacked nanowire transistor conceptual sketcha.
As demonstrated in Moselund et al. [2011], nanowires are ideal to achieve a good
tunnel FET as it requires the highest degree of electrostatic control. In particular, the
key parameters to achieve good performance are the tunnel junction abruptness, the
effective band gap at the tunneling junction, gate control over the channel, and overall
device geometry. A conceptual sketch of a tunnel FET realization over a vertically
stacked nanowire structure is depicted in Figure 5.
3.2. Functionality-Enhanced Devices: An Alternative to Moore’s Law
During the last four decades, improvements on the device level have been consider-
able and successful in following the pace of Moore’s Law. However, with the recent
deceleration of pure scaling, new approaches must be explored.
Recently highlighted by many researchers as an alternative approach to the initial
Moore’s Law, the question of scaling should be considered in a more generalized way
than a simple reduction of dimensions. In particular, it is worth identifying new de-
vices “with scaling understood in the most generic sense of increasing computational
performance (function) per unit area” [Bernstein et al. 2010]. Here, we focus on the
opportunities given bymultiple-independent-gate (MIG) devices to enrich the function-
alities of elementary switches.
Multi-independent-gate (MIG) devices are transistors whose electrostatic properties
are dynamically controlled via additional gate terminals. MIG devices have been suc-
cessfully fabricated using carbon nanotube [Lin et al. 2005], graphene [Harada et al.
2010], and silicon nanowire (SiNW) [Heinzig et al. 2011; De Marchi et al. 2012] tech-
nologies. As a form of natural evolution of the FinFET structure, vertically stacked
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Fig. 7. Conceptual structure of a vertically stacked TIG SiNWFET and associated symbols.
Fig. 8. Simulated triple-independent-gate vertically stacked nanowire transistor characteristic.
SiNWs are a promising platform for MIG-controllable polarity devices thanks to their
high Ion/Iof f ratio and CMOS-compatible fabrication process [De Marchi et al. 2012].
Among this family, we can emphasize the double-independent-gate (DIG) [De Marchi
et al. 2012] and three-independent-gate (TIG) [Zhang et al. 2013] SiNWFETs. DIG and
TIG FETs consist of three vertically stacked SiNWswith three separated gated regions.
The device structure is depicted in Figure 6.
The side regions are called the polarity gates (PG) while the central region is tied to
the control gate (CG). The CG enables the flow of carriers as in conventional transistors.
The polarity gate at source (PGS) and polarity gate at drain (PGD) tune the Schottky
barriers at the source and drain junctions, respectively. When tied together, we obtain
a unique PG terminal, and therefore a DIG device that controls the channel carrier’s
type (VPG = VDD → n-type, VPG = VSS → p-type). Indeed, at high PG bias, the channel
energy is lowered and the depletion regions at Schottky junctions are thinned compared
to the conduction band, allowing electrons to flow through the device. On the contrary,
when low PG bias is applied, the channel energy is increased and thinning of the
depletion regions at Schottky junctions is observed with respect to the valence band,
enabling the flow of holes in the SiNW. When separately controlled, that is, within a
TIG FET, the set of possible functionalities is larger with an additional control of the
device threshold voltage (Vth) and the ability to realize two transistors in a unique
device [Zhang et al. 2013]. The symbols associated with different configurations are
depicted in Figure 7.
Figure 8 shows the I-V characteristic for a 22nm device simulated using a TCAD
model [Zhang et al. 2013]. In addition to the dynamic polarity configuration, we ob-
serve the dual-Vth characteristic of TIG with a threshold difference of about 0.3V. In
conventional dual-Vth technology, high-Vth devices achieve lower leakage current but
also reduce ION compared to low-Vth devices. However, with TIG SiNWFETs, the ION of
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Fig. 9. Simulated power consumption/frequency of an 11-stage ring oscillator implemented with 28nm bulk,
28nm FDSOI, 22nm FinFET, and 22nm TIG NWFETs in high-Vth and low-Vth options.
both high- and low-Vth options are the same, and a leakage floor of less than 5pA/μ m
is reached. Note that DIG behavior can be derived from conditions where PGS = PGD.
We refer the interested reader to De Marchi et al. [2012] and Zhang et al. [2013] for
more details about the physics of DIG and TIG SiNWFETs, respectively.
3.3. Discussions
Device evolution allows the semiconductor industry to keep the pace towards higher
performance, less short channel effects, and ultimately a reduced leakage floor. In order
to better assess the different performance/power capabilities of the different reviewed
technologies, Figure 9 shows the frequency of operation along with the power con-
sumption of an 11-stage ring oscillator realized with 28nm bulk, 28nm FDSOI, 22nm
FinFETs, and 22nm polarity-controllable nanowire FETs in both high- and low-Vth
options. Exploiting improved electrostatic control over the channel structure, these
devices are capable of either increasing the performance level, as compared to bulk
technologies, while keeping the power consumption under control or drastically reduc-
ing the power budget. Device-level optimizations, that is, high-Vth or low-Vth options,
can be done for the different technologies discussed earlier in order to trade off between
speed and power consumption.
In addition to technology boosters, we recently observed growing interest in devices
whose properties can be fine-tuned through external electrostatic control such asUTBB
FDSOI or MIG FETs. In the evaluation of Figure 9, this extra control flexibility is not
leveraged. In the next section, we will see how these tuning knobs can be exploited at
the circuit level.
From an integration perspective, it is worth pointing out that compatibility of emerg-
ing technologies with baseline planar bulk technology is of tremendous importance.
Indeed, the semiconductor industry is not able to afford a massive paradigm change
in fabrication techniques due to the large investments done on bulk CMOS over past
decades. The different technologies described in this article rely on standard integra-
tion schemes and are fully compatible with standard nano-fabrication techniques. In
particular, while FDSOI and FinFETs are already in industrial production, advanced
nanowire-based devices exploit the same geometries and process techniques, making
them natively compatible with large-scale integration. Furthermore, their technology
compatibility makes possible heterogeneous co-integration of different technologies
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within the same chip, such as nonvolatile flash gate stacks with standard digital tran-
sistors [Xuan et al. 2003].
4. CIRCUIT-LEVEL OPPORTUNITIES FOR LOW-POWER SYSTEMS
Innovations brought by advanced and emerging devices greatly contribute to the man-
agement of power issues in advanced system design. They also introduce new op-
portunities that can be exploited at the circuit level. In this section, we first discuss
multi-Vth capabilities given by the additional electrostatic control in UTBB FDSOI
and MIG FETs. Then, we explore the ability of MIG FETs to create simpler and
higher-performing logic gates and also to implement low-cost embedded power gating
techniques.
4.1. Ultra-Wide-Voltage-Range Design through Additional Electrostatic Control
In addition to traditional multi-Vth tuning as already used in bulk technology, UTBB
FDSOI enables a fine Vth adjustment thanks to its back gate. The Vth of UTBB FDSOI
devices can be described by Beigne´ et al. [2013]:
Vth ∝ VF0 + r. (VB0 − VB)
with VF0 and VB0 the fixed contributions to Vth coming from the front face and back
face, respectively, r the body factor; and VB the back biasing voltage. The gate stack
and the Si-film counter doping (front face) affect VF0, as in regular devices. However,
UTBBFDSOI can be further tunedwith a coarser-grain adjustment of the back face, de-
fined by VB0, and fine-grain electrostatic control through the back biasing voltage. VB0
mainly depends on the back-plane work function (typically from 4.1eV to 5.1eV). The
importance of the back-face effect depends on the body factor, which can be described
as the capacitance ratio between back and front faces [Noel et al. 2011]. The body
factor for both n- and p-type achieves more than 85mV/V [Planes et al. 2012], which
is equivalent to bulk technology. However, the body factor in UTBB FDSOI technology
does not degrade with the scaling and can be maintained or increased by reduction of
BOX thickness at each technology node. Given that VB can vary over a 2V amplitude,
the Vth value can be greatly modified dynamically, enabling circuit designers to define
several operating points. The large range of operation brought by this added flexibility
enables ultra-wide-voltage-range (UWVR) operation. Effectively, UTBB FDSOI is able
to span a large set of operating points ranging from high performance to low power
[Beigne´ et al. 2013], thereby bringing a new offer for dynamic tuning of performance.
A dynamic tuning of performance is of interest for a large range of design targets,
ranging from logic gates [Noel et al. 2011] to embedded memories [Thomas et al. 2012].
Such techniques were recently employed in a low-power digital signal processing (DSP)
design [Wilson et al. 2014], demonstrating the large interest in the approach.
4.2. Towards Novel, Fast and Power-Efficient Implementation of Logic Functions
Traditional unipolar FETs can implement an inverter with a single loaded device.
However, with novel MIG-SiNWFETs, a 2-input XOR function is realized in a single
device [Ben Jamaa et al. 2009], enabling compact implementation opportunities for
arithmetic- and XOR-intensive logic. In the rest of this section, we discuss the design
of complex arithmetic logic with controllable-polarity transistors.
4.2.1. XOR-Based Logic. As depicted by the I/V curves in Figure 8, the intrinsic ability of
MIG devices to see their polarity reconfigured embeds a bi-conditional behavior. Table I
summarizes the XNOR conduction states of a single device to illustrate this property.
The opportunity to have compact XOR-based logic gates with controllable polarity
transistors was first exploited in Ben Jamaa et al. [2009]. In particular, the 2-input XOR
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Table I. Abstraction of the Conduction
Mode of a DIG Device (i.e., when
PGS =PGD =PG)
VPG VCG Transistor State
0 0 On (p-type)
0 1 Off (p-type)
1 0 Off (n-type)
1 1 On (n-type)
Fig. 10. (a) Static 2-input XOR gate; (b) transmission gate 3-input XOR gate.
Fig. 11. (a) MUX-XNOR generalized arithmetic structure; (b) 3-input majority operator.
gate from Ben Jamaa et al. [2009] is reported in Figure 10(a). Note that the equivalent
CMOS realization employs 2×more devices [Rabaey et al. 2003]. The transmission gate
configuration in Figure 10(a) enables a full-voltage swing path between signal output
and the power rails while embedding the XNOR logical connective. Extending the logic
design style from static to pass-transistor, a 3-input XOR realization as introduced in
Zukovski et al. [2011] is obtained and depicted by Figure 10(b). These two implemen-
tations, in addition to their compactness, show improved power capabilities. Indeed,
less transistors are switching during a transition, thereby reducing the dynamic power
consumption.
4.2.2. MAJ/MUX-Based Logic. Devices with controllable polarity enable not only effi-
cient XOR-intensive logic but also compact logic gates based on the majority voting
operation. The 4-controllable-polarity FETs configuration used in previous logic gates
is generalized in the MUX-like structure, as depicted by Figure 11(a). Its functional-
ity corresponds to a multiplexer driven by a XNOR signal, namely A⊕ B, selecting
between two external signals G and F.
In particular, one can exploit this property to extend the range of realized functions.
In Turkyilmaz et al. [2013], a 4-transistor 3-input majority logic gate is proposed and
reported here in Figure 11(b). Note that in static CMOS, the same gate has 10 devices
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Fig. 12. Full adder with 8 controllable-polarity devices.
Fig. 13. (a) Double-device functionality merge in TIG SiNWFETs; (b) and AOI gate implementation.
in place of 4 [Rabaey et al. 2003]. With different assignments of G and F, it is possible
to reproduce 3-input MAJ (G = C, F = A), 3-input XOR (G = C, F = C), and 2-input
XOR (G = 1, F = 0) logic gates. Therefore, the MUX-XNOR gate can be seen as a
generalized arithmetic gate.
4.2.3. Full Adder. The full adder is a widely used arithmetic circuit that supports the
addition of two binary numbers. It is represented by the following 3-input 2-output logic
function: Sum = A ⊕ B ⊕ C and C OUT = MAJ(A,B,C). Controllable-polarity transistors
offer an advantageous implementation for both the Sum and COUT functions, therefore
the full adder is competitively realized with 8 devices, input inverters apart, as depicted
by Figure 12. The corresponding static (transmission gate) CMOS version has 28 (14)
transistors [Rabaey et al. 2003].
4.2.4. Multi-Transistor Merging. Extending the approach to TIG FETs, we note that it is
possible to realize two standard unipolar transistors in a unique device. Indeed, by
combining the low-Vth and high-Vth n-FET configurations, applying logic signals on
CG and PGS is equivalent to 2 series n-FETs. Similarly, the configuration of 2 series
p-FETs is obtained by combining the low-Vth and high-Vth p-FET configurations. These
configurations are illustrated in Figure 13(a).
Even though a specified gate is used for polarization in TIG SiNWFETs, these 2-
input configurations efficiently utilize the extra gates to merge two devices in a unique
one, thereby mitigating the area overhead compared to conventional CMOS devices.
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Fig. 14. TSPC flip-flop design using TIG-FETs compactness.
Fig. 15. SRAM circuit structure exploiting DIG FETs: (left) General structure; (right) read and write modes.
In addition, the internal node capacitance between two inputs does not exist in TIG
SiNWFETs. This helps to reduce the delay of circuits. Figure 13(b) presents an example
of an AOI gate. Its functionality is obtained by applying the configurations of 2 series
p-FETs/n-FETs and a low-Vth n-FET. Thus, only 4 transistors are needed for this AOI
gate, instead of 6 conventional MOSFETs [Zhang et al. 2013].
4.2.5. Memory Opportunities. As already stated, DIG/TIGFETs enable twomajor circuit-
level improvements: (i) a compact realization of XOR functions and (ii) the merge
of two serial transistors in a single device. These two properties can be efficiently
leveraged in memory design. First, we report on a true single-phase clock (TSPC)
design implementation using TIGs [Yuan and Svensson 1997].
Figure 14 shows an FF design build with only 8 transistors as compared to 15 in
its traditional CMOS counterpart. By reducing the number of transistors stacked in
pull-up and pull-down networks and by using the larger functionality set offered by
the controllable polarity, it has been shown in Tang et al. [2014] that the proposed
design leads to datapath storage elements with, on average, area and delay savings
of 20% and 43%, respectively, compared again to FinFET LSTP transistors at 22nm
technological node.
Second, we also highlight the opportunities given for memory array design. In partic-
ular, we introduce a static random access memory (SRAM), depicted in Figure 15 (left),
which consists of four transistors realizing two cross-coupled inverters with special
properties [Gaillardon et al. 2014]. First, the bottom transistors are not standard FETs
but DIG FETs, where one gate is still connected as in usual inverters while the other
provides enhanced controllability. Second, the bottom terminals of the cross-coupled
inverters are not grounded, but connected to bitlines (BLs). By exploiting the control-
lability of the bottom FETs, it is possible to let the BLs write/read the cell by directly
forcing/sensing the logic value at the output nodes of the cross-coupled inverter.
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The proposed cells have 2 operation modes as highlighted in Figure 15 (right).
The signal W (write) controls the polarity of the bottom FETs and thus imposes the
operation mode. When W = 1, the memory cell is in writing or static latch mode. In-
deed, if both BLs are grounded, then the cell behaves as a static latch as depicted by
Figure 15 (right). When instead the BLs assume nonidentical value in this specific
operation mode, the internal nodes of the cross-coupled inverter are forced to assume
such values, thereby operating in a similar way as an SR latch. Note that, after a short
period (typically few tens of ps), the memory cells naturally stabilize to the written
values. When W = 0, the cell is in reading mode (Figure 15 (right)). The BLs are ini-
tially discharged to ground. Subsequently, the bottom FETs charge the BLs to values
stored in the internal nodes. Similarly as in standard SRAMs, the reading process can
be speed up by using sense amplifiers and related circuitry. As compared to a standard
SRAM cell in 22nmFinFET technology, the proposed cell is 14% smaller and 16% faster.
4.2.6. Discussions. The functionality enhancement of TIG/DIG devices opens newways
of implementing standard logic gates that translates to circuit-level improvements.
From a first-order analysis, TIG FETs are, in general, larger (three gate regions) and
present higher parasitic capacitances than a unipolar device at the same technology
node. Hence, circuits implemented with such transistors would have worsened if no
circuit-level opportunities had been applied. In fact, the logic gate compactness com-
pensates for the lack of device performance, thereby leading to gates that are smaller
(fewer transistors), faster (fewer transistors per stack), more energy efficient, and less
prone to variability. This fact illustrates the large promises behind the functionality
enhancement of devices.
4.3. Gate-Level Low-Cost Multi-Vth Control
As briefly introduced previously, TIG-FETs can be configured not only in terms of
polarity but also in terms of threshold voltage.
The dual-Vth characteristic of a TIG SiNWFET is depicted in Figure 8. For a low-
Vth configuration (solid lines), PGS and PGD are biased with the same voltage. In this
configuration, the device is switching between on and standard off states [Zhang et al.
2013]. For a high-Vth configuration (dashed lines), the device is wired unconventionally
as compared to a DIG device. Indeed, fixed bias voltages are now applied to CG and PGS
for p type (CG and PGD for n type), while a voltage sweep is applied on PGD (PGS). Here,
the device is switching between on and low-leakage off states. The difference between
low and high Vth is about 0.3V. Note that Ion of both low- and high-Vth configurations
keeps the same value since they share the same on states.
Such properties are used to create multi-Vth circuits in a simplified way. Indeed,
traditional multi-Vth circuits require extra technological steps to build devices with
different threshold voltages, which affects the layout regularity and increases the pro-
cess costs compared to the single-Vth design [Matsukawa et al. 2008].
Here, the same transistors are used for the 2 configurations, leading to a drastic cost
reduction.
Figure 16 illustrates two different NAND gate realizations for high-performance
(HP) and low-leakage (LL) applications. In Figure 16(a), the HP gate is obtained by
connecting inputs to the CGs of p-FETs. Thus, the performance for pulling the logic
gate up is improved by applying the low-Vth configuration of the devices (solid line in
Figure 8). In contrast, the LL gate (Figure 16(b)) is obtained by controlling the p-FETs
from the PGDs. Leakage power is thereby reduced by forcing the devices into high-Vth
operation (dashed line in Figure 8). Note that in both HP and LL gates, the PGSs
and CGs of n-FETs are connected to input signals, and therefore delay and leakage in
pull-down paths cannot be further tuned.
ACM Journal on Emerging Technologies in Computing Systems, Vol. 12, No. 2, Article 12, Pub. date: August 2015.
A Survey on Low-Power Techniques with Emerging Technologies 12:15
Fig. 16. NAND gates realization using TIG-FETs: (a) HP configuration; (b) LL configurations.
Extensively studied in Zhang et al. [2013], it is expected that such an approach gets,
using electrical simulation, a leakage power reduction of 54% compared to FinFET
LSTP transistors at 22nm technology node for a slight area overhead of 28%.
4.4. Embedded Power Gating Techniques
An efficient power gating implementation is also unlocked by the enhanced function-
ality offered by MIG-FETs. From a system perspective, power gating is a common and
effective technique to reduce leakage power in conjunctionwithmulti-Vth design. Power
gating uses sleep transistors to disconnect the power supply from the rest of the circuit
during standby periods. The main drawbacks of power gating are due to the series
sleep transistor that: (i) reduces the speed during normal operation and (ii) increases
the circuit area.
By exploiting online control of the device polarity, it is possible to create logic gates
with power gating capabilities without any series sleep transistors [Amaru` et al. 2013].
Based on differential cascade voltage switch logic (DCVSL), pull-up devices are not
fixed to behave as p type but rather their their polarity is online modulated by a sleep
signal connected to the polarity gates.
The global concept is depicted in Figure 17. In contrast to traditional sleep-transistor-
based approaches, the proposed gates can be power gated with no additional series
device, thereby avoiding major performance degradation. Indeed, pull-up DIG devices
are not fixed to behave as p type but rather their polarity is online modulated by the
sleep signal which is connected to the polarity gates. Together with floating output
countermeasures, that is, two n-type devices in parallel to the pull-down networks,
the pull-up polarity control automatically provides the demanded disconnection from
the power supply during standby mode. In standby mode, that is, when sleep = 1, the
pull-up devices are switched to n type through the PGs. The CGs are tied to ground by
the two additional n-type devices. Therefore both pull-up devices are in the off-state.
This provides the desired isolation from the power supply. In active operation mode,
that is, when sleep = 0, the pull-up devices act as p type. The CGs (connected to the
gate outputs) are no longer tied to ground since the two additional n-type devices are in
off state. The pull-down networks are now enabled to drive the outputs and close the
standard feedback in DCVSL gates. Note that, during active operationmode, the circuit
is the same as its nonpower gated versions’ exception made for the two parallel n-type
devices. The equivalent slowdown due to power gating is here only dependent on the
additional drain capacitance carried by the extra parallel n-type device. Instead, in
traditional power gating, the slowdown is more marked due to the extra series sleep
transistor.
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Fig. 17. DIG-FETs-based DCVSL style with advanced power gating scheme.
Table II. Circuit Strategies Summary
Gain (vs. FinFET 22nm) Area Delay Power
Arithmetic Logic Compactness 0.98× 1.45× 1.48×
Multi-Transistor Merging 1.33× 1.2× 1.68×
Flip-flop Design (TSPC) 1.25× 1.8× 1.07×
SRAM Design 1.16× 1.19× 1.15×
Multi-Vth Control 0.84× 1.02× 2.04×
Embedded Power Gating 1.38× 3.62× 2.23×
Applied to arithmetic- and computation-intensive circuits, it has been shown, using
electrical simulations, in Amaru` et al. [2013] that such a technique leads to area, delay,
and leakage power savings of 1.4×, 3.6×, and 2.2× on average, respectively, compared
to power-gated circuits using FinFET LSTP devices at 22nm technology node.
4.5. Discussions
The additional degrees of freedom brought at the device level by polarity gates of
DIG/TIG FETs can be leveraged for many different design targets. A summary of the
different circuit strategies and their gain with regard to current state-of-the-art Fin-
FET technologies is given in Table II. Overall, the different techniques take advantage
of the natural compactness of multi-independent gate devices to create circuits with a
reduced area impact. This area reduction compensates for the impact of larger device
footprints for arithmetic implementations and multi-Vth control, but also gives signifi-
cant improvements for all other design targets reviewed in the article, that is, control
logic, embedded flip-flops, large memory arrays, and power reduction techniques. In
addition, we note that the different circuit techniques target help in either reducing
the power numbers or increasing performance for the same power budget. The differ-
ent techniques can therefore be applied in a holistic design approach to keep the pace
towards higher performance with lower power dissipation.
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Fig. 18. VF functional domain and design margins.
5. ARCHITECTURAL-LEVEL TECHNIQUES FOR LOW-POWER SYSTEMS
In the previous sections, we showed device- and circuit-level innovations to create low-
power systems with emerging technologies. However, considering the problem of power
consumption from a holistic approach and integrating architectural-level techniques to
further improve power control is today fundamental. In this section, we review current
mainstream power management techniques and discuss them in light of advanced
technologies.
5.1. Generalities
Architectural solutions to reduce the power consumption of complex systems mainly
consist of controlling specific hardware actuators to reach a targeted speed while re-
ducing the power consumption. In other words, architectural solutions try to maxi-
mize energy efficiency by always targeting an optimum power/speed functional point
with respect to applicative constraints. Even if power consumption reduction relies on
technological choices and on software-level application management, developing and
integrating specific hardware will provide even more power reduction at the design
step. As introduced in Section 2, the objective of efficiently managing power from an
architectural perspective consists in dynamically controlling the circuit voltage supply,
clock frequency, and threshold voltage of transistors.
A digital block is able to operate in a voltage/frequency (VF) range predefined at
the design step, which depends on technological and environmental conditions like, for
instance, temperature (T) variation. As shown in Figure 18, the VF domain is limited to
a range {Vmin, Vmax} and to a maximum clock frequency Fmax. However, due to worst-
case design, the real running clock is considered to be Fclk and takes into account all
the timing margins.
In this section, we report on architectural-level techniques for power management
in processor and multiprocessor systems.
5.2. Dynamic Voltage and Frequency Scaling Techniques
The first widely used technique to reduce the power consumption consists in modifying
the circuit’s speed by scaling clock frequency on-the-fly. The dynamic frequency scaling
(DFS) principle is illustrated in Figure 19. Clock frequency is scaled through a clock
generator (F actuator) up to the effective applied frequency (Feff ) according to speed
requirements [Anghel et al. 2011; Nowka et al. 2002].
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Fig. 19. DFS principle on digital block.
Fig. 20. DVFS principle on digital block.
This technique slightly reduces dynamic power consumption but does not improve
the energetic efficiency, as the voltage supply is fixed. To improve the global energetic
efficiency of the circuit, it has been proposed to scale both the voltage and frequency
using dynamic voltage and frequency scaling (DVFS) techniques as shown in Figure 20
[Venkatachalam and Franz 2005; Kolpe et al. 2011]. This technique is also sometimes
called dynamic voltage scaling (DVS) and aims at applying both V and F online tuning
to efficiently minimize power consumption while running at a frequency, Ftarget, in line
with the applicative constraints.
Actuators play a major role in architectural-level power reduction techniques. Actu-
ators have to be implemented locally and therefore constrain the integration choices.
To provide the clock frequency to a digital block, analog phase-locked loops (PLLs)
[Maneatis 1996], fully digital PLLs [Staszewski et al. 2005; Javidan et al. 2011] and
frequency-locked loops (FLLs) [Lesecq et al. 2011] have been used. In the context of
dynamic frequency scaling, output frequencies can be scaled very fast (in only a few
cycles of the reference clock), making FLL preferred.
To adjust a processor voltage supply and to avoid large embedded DC-DC converters
[Reynolds 1997], Vdd-hopping has been considered an efficient solution [Onizuka and
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Fig. 21. DVFS principle applying globally on an MPSoC and VF domain for core 9.
Sakurai 2002]. Vdd-hopping consists in hopping the voltage supply between two or three
levels, typically Vhigh and Vlow. The hopping between voltage levels is done dynamically
during operation (typically in less than ten nanoseconds, and correlated to frequency
changes) and presents very high power efficiency [Beigne et al. 2008].
In the scope of emerging technologies, designers are facing the increasingly difficult
task of designing systems that handle very tight sets of specificationswhile dealingwith
numerous uncertain variables. Considering the variations in the fabrication process,
temperature, and voltage, it is nowadays extremely challenging to implement systems
that can meet these tight specifications while keeping high levels of integration and
preserving cost effectiveness. Process variations are caused by limited control over the
conditions and characteristics of the fabrication process. This limited control causes
variation in the length, width, and threshold voltage of the transistors as well as the
absolute values of on-chip resistors and capacitors. In addition to process variations, the
system has to meet the required set of specifications for a range of supply voltages and
temperatures. Process compensation techniques are widely used today by measuring,
after fabrication, device parameters and bymodifying the functional point of the circuit
accordingly. Indeed, designs have been used to design at worst case, introducing process
margins (see P margins in Figure 20) taking into account these variations [Bowman
et al. 2002; Kuhn 2011]. In addition to process variation, dynamic variation is occurring
inmodern SoCs due to temperature gradients [Altet et al. 2001] and voltage drops [Pant
and Blaauw 2008]. This second category of uncertainty leads to even larger margins
(see VT margins in Figure 20). Note that, using DVFS, it could be possible to keep
reducing the operating voltage down to Vminsupply if the margins were removed, or at
least reduced, and therefore obtain a higher energy gain.
5.3. Power Management Techniques for MPSoCs
During the last decade, the limited performance of single processors has led to the
development of distributed multiprocessor SoC [Wolf et al. 2008] for whom power
management techniques have been adapted.
5.3.1. Adaptation of DVFS Techniques to MPSoCs. Considering these multicore architec-
tures and DVFS efficiency, it is natural to adapt DVFS techniques to MPSoC. Due to
implementation difficulties such as voltage and frequency islands and verification is-
sues across domains, the most common technique consists of applying a single voltage
and frequency point on the entire circuit as shown in Figure 21(a). This solution is
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Fig. 22. Fine-grain DFVS in MPSoC.
the simplest as it requires single VF actuators and the full circuit is optimized and
verified at a single process/variation/temperature (PVT) point. However, there is a
loss of energy gain, as each processor has to run at the speed of the most constrained
processor inside the MPSoC. In fact, due to previously mentioned variations, the effec-
tive performance of each processor can strongly differ. As illustrated in Figure 21, VF
global adaptation is performed so that the worst core, marked w, is functional whereas
core number 9 could be more energy efficient by reducing its voltage point down to
Vcore9supply.
To overcome these issues and to manage MPSoC power and speed performance, solu-
tions have been proposed at the system level. Task scheduling [Zhuo and Chakrabarti
2005] and task migration [Coskun et al. 2008] have been proposed to improve the re-
source usage and limit static power. DVFS software algorithms have been proposed
to improve global speed performance [Herbert and Marculescu 2009] while reducing
power consumption [Puschini et al. 2008]. Power gating or VF reduction techniques are
also applied on inactive cores [Singh et al. 2007; Mahmoodi et al. 2009]. Power gating
methods are widely used thanks to their fast and easy implementation. However, they
still do not allow the circuits to reach best energy efficiency, as they do not consider
variations that modify single-core performance. This point is fundamental while con-
sidering that emerging technologies suffer large variations that impact the speed and
global power. It appears that an optimum power management technique has to take
into account local variations at core level.
5.3.2. Fine-Grain Power Management. The optimum energy efficiency of a complex SoC
is reached if each resource or processor is optimized at its own best energy efficiency
considering the applicative constraints. Fine-grain powermanagement is thus the best-
suited technique to reach optimal global efficiency for distributed architectures, as each
resource is able to run at its best VF point, whatever the global power management
strategy at system level. Local optimization will depend on the task to be scheduled
by a resource. A globally asynhonous and locally synchronous (GALS) processor array
[Truong et al. 2008] with dynamic supply voltage and dynamic clock frequency circuits
managed at processor granularity [Elgebal and Sachdev 2007] is the key for such an
integration. As shown in Figure 22, each processor contains an independent stoppable
local clock oscillator and communicates through dual-clock FIFOs, enabling an easy
frequency scaling at processor level. The processors change their supply voltage by
connecting their local power grid to one of two global voltages distributed over the
circuit. It is also possible to disconnect the voltage supply of unused processors for
leakage power reduction.
Local fine-grain DFVS with more control at unit level [Beigne´ et al. 2009] can be
employed to further reduce the dynamic and static power consumption. To simplify the
interface constraints, a globally asynchronous locally synchronous (GALS) circuit can
be based on a fully asynchronous network-on-chip (NoC) [Beigne´ et al. 2009]. The main
objective is to be able to locally generate frequency and power supply and to switch
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from one VF point to another during activity without stopping the processor clock.
By using a Vdd-hopping scheme locally controlled, it is possible to reduce static power
consumption by 2 decades in standby mode, while the dynamic power consumption can
be reduced up to a factor of 8.
5.3.3. Fine-Grain Adaptive Architectures. As detailed in the previous section, the DFVS
technique at fine grain shows good power reduction results but has the drawback
of additional hardware that increases total area and reduces power efficiency. This
drawback is even more important if we consider that PVT variations should also be
monitored in emerging technologies. In fact, DVFS cannot be controlled efficiently if
circuit variation is not taken into account. The objective is to improve theDVFS solution
by proposing low-cost adaptive techniques called adaptive voltage and frequency scaling
(AVFS). This power control that alleviates PVT variation has to be implemented in each
resource to reach the best power reduction factors.
The introduction of design margins to face PVT variation has strongly limited circuit
performance and reduced the energetic efficiency. To improve the power/speed trade-off,
these pessimistic margins have to be reduced. For this purpose, each MPSoC resource
should be able to work at its own optimal energetic point while remaining functional
and, if possible, in an automatic way. Essentially, an adaptive circuit is a circuit aware of
any changes in its own characteristics and that has the ability to tune itself back to the
desired state accordingly while considering applicative constraints. It requires sensor
integration for locally measuring both spatial and temporal variation at the lowest
cost. There is also a need for control to re-adjust the local functional VF point of the
resource and thus compensate the variation. In the context of advanced technologies,
themain limitation is the speed detector implementation that should consider itself the
local variation. Therefore, sensors have been extensively studied to accurately monitor
the evolution of the circuit [Burd et al. 2000; Nakai et al. 2005; Elgebaly and Sachdev
2007; Das et al. 2009].
Adaptive voltage and frequency scaling (AVFS) solutions are mandatory to reach
best energy efficiency in the context of emerging technologies accounting for increased
PVT variation and exploit the maximum of technology opportunities. A complete AVFS
solution, fitting with MPSoC requirements, is discussed in the next section.
5.4. Perspectives: An Ideal AVFS Architecture Fully Unlocking Emerging Technologies
The proposed AVFS architecture sketch is based on the idea of decentralizing the power
control as close as possible to the resource (actuator control, variability sensing, local
adaptation). It should enable easy power consumption management while considering
dynamic local PVT variation. The proposed AVFS architecture can be defined as a
DVFS with local adaptation. The first challenge is to be able to implement it at fine
grain with a minimum area overhead. The second challenge is to efficiently monitor
PVT variation during resource operation.
Figure 23 illustrates this architecture in which each island is adaptive to take into
account local in-die variation. Each closed-loop adaptive island consists in:
—actuators (typically voltage and frequency, but also innovative actuators deriving
from emerging devices) applied to the resource;
—variability sensors integrated inside the core (black squares); and
—a control block including a local controller and an adjustment block receiving, respec-
tively, global applicative constraints and local variation measurements.
As each island has its own independent functional point, it is mandatory to have a
GALS system for communication, either using a fully asynchronous communication
scheme [Beigne et al. 2008] or a classical synchronous one with resynchronization
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Fig. 23. Main components of the local AVFS architecture.
interfaces. The granularity of this approach depends on the application, but typically
in an MPSoC architecture it can be done at processor or cluster levels. If the resource is
large enough, the area overhead is reduced but intra-resource variability is not taken
into account. The main constraint is thus to propose small hardware at low power cost
to instrument the resource. Under these constraints, novel technologies bring a large
set of innovations with intrinsic, device-level means of actuation.
Sensors are uniformly integrated inside the block to provide spatial and temporal
information of resource variability; they should be thus very small and easy to inte-
grate in a digital flow. They need to measure process, voltage, and temperature (PVT)
variation in real time with the best possible accuracy. One one hand, process sensors
give fabrication and aging information, but on the other hand, voltage and temperature
sensors give a cartography of spatial and temporal gradients over the circuit.
Actuators are applying the best functional voltage and frequency (VF) point to the
circuit. Their main characteristics are to generate quickly, at low-power and low-area
cost, the optimal set point chosen by the control part. Many actuators, shown in red
in Figure 23, can be envisaged in the context of new and emerging technologies like
UTBB-FDSOI Beigne et al. [2013] or MIG FETs [De Marchi et al. 2012; Zhang et al.
2013], where energy efficiency can be further pushed by playing directly on device
performance.
The control part gives actuators set points to be applied to the resource. This con-
trol is dependent on the local resource variability (from the local adjustment block)
and on global applicative constraints linked to the task to be scheduled. This closed
loop has to be fast enough to dynamically modify the resource functional point at its
target frequency. It receives task deadline and workload information. Workload can
be provided during compilation, whereas the real-time deadline constraint is gener-
ally known through the operating system. The local control will also choose the power
supply level so that the resource can run at the targeted frequency while reducing
total power consumption. Without variability information, actuators’ control should
account for design margins. The role of the local adjustment is thus to treat variability
information to dynamically adjust VF control and reduce these margins.
Although the basis of this architecture has been demonstrated in literature [Rebaud
et al. 2011; Vincent et al. 2012; Agkul et al. 2012], practical realizations fully exploiting
ACM Journal on Emerging Technologies in Computing Systems, Vol. 12, No. 2, Article 12, Pub. date: August 2015.
A Survey on Low-Power Techniques with Emerging Technologies 12:23
the additional functionalities of emerging devices still need to be explored, thereby
opening broad research horizons towards even lower power consumption in complex
systems.
6. CONCLUSIONS
Power-related issues are of tremendous importance in current electronic design. In this
context, emerging technologies can play a significant role. In this article, we reviewed
the actual trends of device research, such as fully depleted planar devices, tri-gate
geometries, and gate-all-around structures, that enable an increasingly higher level
of performance while reducing the associated power. Beyond simple device property
enhancements, emerging devices lead to innovations at circuit and architectural levels.
In particular, devices whose properties can be tuned through additional terminals, such
as UTBB FDSOI or MIG vertically stacked nanowires, open the way towards fine-grain
and dynamic control of device threshold and towards the design of logic gates, as well
as power-related techniques, in a compact way unreachable to standard technologies.
These innovations reduce power consumption at the gate level and unlock new means
of actuation in architectural solutions like adaptive voltage and frequency scaling.
Hence, it is of tremendous importance for energy-aware design to be considered in a
holistic approach, rather than focusing on specific design levels.
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